Lec 19: Transistor sizing for asymmetric combinational circuits

This lecture covers logical effort of asymmetric gates and logical effort of inverter chains