Lecture 13: STA in Sequential Circuit with Clock Skew – II

In this video, we'll explore the concept of negative clock skew and its impact on both maximum (setup check) and minimum (hold check) timing analyses. Additionally, we'll go through an example, examining how to determine the maximum operating frequency and assess potential hold violations in a sequential circuit.