Technology for Humanity
Explore
SUBSCRIBE
Sign In
Lec 18: Transistor sizing for combinational circuit - II
I
IIT Roorkee July 201
62
followers
Follow
·
62
Like
Share
Save
Report
Aug 7, 2024
This lecture covers the CMOS inverter logical effort for multi-V_dd operations.
Comments
Transcript
